

LAW OFFICES
SUGHRUE, MION, ZINN, MACPEAK & SEAS, PLLC

2100 PENNSYLVANIA AVENUE, N.W.
WASHINGTON, DC 20037-3213
TELEPHONE (202) 293-7060
FACSIMILE (202) 293-7860
www.sughrue.com

May 31, 2000

BOX PATENT APPLICATION
Assistant Commissioner for Patents
Washington, D.C. 20231

Re: Tominari NOMURA
TRANSMITTER WITH MEANS FOR COMPLEMENTARILY SCALING THE INPUT
AND OUTPUT SIGNALS OF A D/A CONVERTER
Our Ref. Q59513

Dear Sir:

Attached hereto is the application identified above including 18 sheets of the specification, claims, 4 sheets of formal drawings, executed Assignment and PTO 1595 form, and executed Declaration and Power of Attorney.


The Government filing fee is calculated as follows:

Total claims	18	-	20	=		x	\$18.00	=	\$0.00
Independent claims	4	-	3	=	1	x	\$78.00	=	\$78.00
Base Fee									\$690.00
Multiple Dependent Claim Fee									\$260.00

TOTAL FILING FEE	\$1028.00
Recordation of Assignment	\$40.00
TOTAL FEE	\$1068.00

Checks for the statutory filing fee of \$1028.00 and Assignment recordation fee of \$40.00 are attached. You are also directed and authorized to charge or credit any difference or overpayment to Deposit Account No. 19-4880. The Commissioner is hereby authorized to charge any fees under 37 C.F.R. §§ 1.16 and 1.17 and any petitions for extension of time under 37 C.F.R. § 1.136 which may be required during the entire pendency of the application to Deposit Account No. 19-4880. A duplicate copy of this transmittal letter is attached.

Priority is claimed from June 2, 1999 based on Japanese Application No. 11-154853. The priority document is enclosed herewith.

Respectfully submitted,
SUGHRUE, MION, ZINN,
MACPEAK & SEAS, PLLC
Attorneys for Applicant
By: 
Howard L. Bernstein
Registration No. 25,665

1 TITLE OF THE INVENTION

2 "TRANSMITTER WITH MEANS FOR COMPLEMENTARILY SCALING
3 THE INPUT AND OUTPUT SIGNALS OF A D/A CONVERTER"

4 BACKGROUND OF THE INVENTION

5 Field of the Invention

6 The present invention relates generally to transmission systems
7 and more specifically to a technique for improving the carrier-to-noise
8 ratio (CNR) of radio transmissions. The present invention is
9 particularly suitable for improving the CNR value of a code division
10 multiple access (CDMA) transmitters such as cell-site base transmitters.

11 Description of the Related Art

12 In cell-site CDMA transmitters of a cellular mobile
13 communication network, individual spread spectrum channel signals
14 are synchronised and multiplexed (or digitally summed) into digital
15 amplitude data. This amplitude data is converted by a digital-to-analog
16 converter to an analog amplitude signal, which is up-converted, power-
17 amplified and then transmitted. In order to prevent the digital-to-
18 analog converter from being overloaded, the maximum amplitude of
19 each transmit channel signal is determined in advance so that the total
20 amplitude of the multiplexed signals corresponds to the upper limit of
21 the digital-to-analog converter. However, the performance of the
22 transmission system is determined by the CNR requirement of the
23 largest signal level to be power amplified prior to modulation onto a
24 radio frequency carrier. As a result, when not all individual channels
25 are multiplexed during low traffic periods, the carrier-to-noise ratio of

1 the system becomes lower than the required value.

2 One approach to this problem is to use a digital-to-analog
3 converter for each channel signal to produce a multiplex of analog
4 amplitude signals, instead of using the single digital-to-analog converter
5 for producing a multiplex of digital amplitude signals. However, this
6 approach is not an economical implementation and requires additional
7 circuitry that ensures orthogonality between any pair of analog spread
8 spectrum channel signals.

9 SUMMARY OF THE INVENTION

10 It is therefore an object of the present invention to provide a
11 transmitter and a communication method for improving the carrier-to-
12 noise ratio of a signal that has been subjected to a digital-to-analog
13 conversion process prior to transmission.

14 According to a first aspect of the present invention, there is
15 provided a transmitter comprising average power level calculation
16 circuitry for determining the time-average power of a digital amplitude
17 signal, and conversion circuitry for scaling the digital amplitude signal
18 according to a first scale factor, converting the scaled digital amplitude
19 signal to an analog amplitude signal, scaling the analog amplitude
20 signal according to a second scale factor, and control circuitry for
21 complementarily varying the first and second scale factors according to
22 the time-average power.

23 According to a second aspect, the present invention provides a
24 spread spectrum transmitter comprising a multiplexer for multiplexing
25 a plurality of spread spectrum channel signals to produce a digital

1 amplitude signal, average power level calculation circuitry for
2 determining the time-average power of the digital amplitude signal, and
3 conversion circuitry for scaling the digital amplitude signal according to
4 a first scale factor, converting the scaled digital amplitude signal to an
5 analog amplitude signal, scaling the analog amplitude signal according
6 to a second scale factor, and control circuitry for complementarily
7 varying the first and second scale factors according to the time-average
8 power.

9 According to a third aspect of the present invention, there is
10 provided a communication method comprising the steps of determining
11 the time-average power of a digital amplitude signal, scaling the digital
12 amplitude signal according to the time-average power, converting the
13 scaled digital amplitude signal to an analog amplitude signal, scaling
14 the analog amplitude signal according to the time-average power
15 complementarily to the scaling of the digital amplitude signal and
16 transmitting the scaled analog amplitude signal.

17 BRIEF DESCRIPTION OF THE DRAWINGS

18 The present invention will be described in further detail with
19 reference to the accompanying drawings, in which:

20 Fig. 1 is a block diagram of a CDMA transmitter according to a
21 first embodiment of the present invention;

22 Fig. 2 is a timing diagram for illustrating an interpolated bit
23 sequence;

24 Fig. 3 shows relationships between an N-bit sequence, an
25 interpolated M-bit bit sequence and a selected L-bit sequence;

Fig. 4 is a block diagram of a CDMA transmitter according to a second embodiment of the present invention; and

Fig. 5 is a block diagram of a CDMA transmitter according to a third embodiment of the present invention.

DETAILED DESCRIPTION

Referring now to Fig. 1, there is shown a CDMA (code division multiple access) transmission circuit according to a first embodiment of the present invention for a communication system such as a cell-site base station of a cellular mobile communication network. It is seen in Fig. 1 that a plurality of individual digital spread spectrum channel signals (either speech or data) are multiplexed (or "digitally summed") in a multiplexer 1 into digital amplitude data. Each of the input spread spectrum signals is a signal that has been spread (scrambled) with short and long spreading codes and time-synchronized with other spread spectrum signals in a manner well known in the CDMA art.

According to this invention, the digital amplitude data from the multiplexer 1 is supplied to an interpolator 2 and an average power calculator 3 simultaneously. Average power calculator 3 calculates a time-average value of the total power level of the multiplexed amplitude data and feeds a control circuit 4.

Interpolator 2 provides interpolation on N bits of the amplitude data and produces M bits of multiplexed amplitude data, where M is greater than N. For example, if the N-bit multiplexed amplitude data has a sequence of bits $\{A_1, A_2, \dots, A_N\}$ occurring at T-intervals, as indicated by circles in Fig. 2, the interpolator 2 calculates the amplitude

1 difference between successive bits and determines the gradient of a
2 slope as $(A_i + A_{i+1})/T$ (where $i = 1, 2, \dots, N$) during each bit interval T . If
3 one bit is interpolated between successive input bits as indicated by dots
4 in Fig. 2, the interpolator 2 produces an M -bit output sequence in which
5 the individual bits occur at interval T' equal to $T/2$.

6 The output of the interpolator 2 is sent to a bit shifter 5. Bit shifter
7 selects a sequence of a predetermined number of "L" bits from bit
8 positions of each input M -bit sequence which are specified by the
9 control circuit 4, where the integer L is larger than N but smaller than
10 M . As shown in Fig. 3, the bit shifter 5 may be implemented with an M -
11 stage shift register in which default bit positions $(i + 1)$ to $(i + L)$ are
12 defined. According to the average power of the multiplexed amplitude
13 data relative to a reference power level, the control circuit 4 determines
14 the scale factor of the input signal to the D/A converter 6 and
15 determines the bit positions of an output L -bit sequence within an input
16 M -bit sequence. Control circuit 4 specifies the bit positions of the output
17 L -bit sequence and instructs the bit shifter 5 to select an L -bit sequence
18 from the specified bit positions of the M -bit sequence.

19 The L -bit sequence selected by the bit shifter 5 is converted to a
20 corresponding analog amplitude signal by a digital-to-analog converter
21 6. A gain-controlled amplifier 7 is connected to the output of D/A
22 converter 6 for amplifying the analog amplitude signal according to a
23 scale factor specified by the control circuit 4. The output of the gain-
24 controlled amplifier 7 is modulated onto a radio frequency carrier in an
25 up-converter 8. The modulated carrier is power-amplified by a

1 transmission power amplifier stage 9 and transmitted from an antenna
2 10.

3 In order to meet the carrier-to-noise ratio requirement of the
4 transmitter at all levels of transmissions, the bit shifting of shifter 5 and
5 the gain of amplifier 7 are complementarily controlled by the control
6 circuit 4 in a compression-expansion mode or in an expansion-
7 compression mode depending on the average power of the amplitude
8 data relative to a reference power level as follows.

9 Control circuit 4 determines whether the calculated average
10 power level is higher or lower than a reference (default) value which
11 may be a maximum average power level, a minimum average power
12 level or an intermediate value that lies anywhere between the maximum
13 and minimum values. Assume that an intermediate value is used as the
14 reference value. In this case, the gain-controlled amplifier 7 is
15 initialized so that, when the average power level of the output of the
16 multiplexer 1 is equal to the reference value, the carrier-to-noise ratio of
17 the transmitter is controlled at the required value.

18 If the control circuit determines that the calculated average
19 power is lower than the intermediate reference value, it produces a
20 down-shift control signal that causes the bit shifter 5 to select from an
21 interpolated M-bit sequence an L-bit sequence $\{(i+k+1) \text{ through } (i+k+L)\}$
22 that is shifted downwards by "k" bits with respect to the default bit
23 positions as illustrated in Fig. 3, where the integer "k" represents the
24 difference between the calculated average power and the intermediate
25 reference power level. Then, the control circuit 4 proceeds to increment

1 the gain of the amplifier 7 by an integral multiple of 6 dB, i.e., 6 dB times
2 the integer "k". Since the k-bit downward-shifted L-bit sequence is 2^k
3 times smaller than an L-bit sequence which would be selected from the
4 default bit positions when the calculated average power were equal to
5 the intermediate reference value, the complementary increment of the
6 amplifier gain by a factor 2^k controls the CNR value of the current
7 lower-than-reference signal at the same value which would be obtained
8 when the average power of the input signals is equal to the reference
9 value.

10 If the control circuit determines that the calculated average
11 power is higher than the intermediate reference value, it produces a
12 down-shift control signal that causes the bit shifter 5 to select from an
13 interpolated M-bit sequence an L-bit sequence $\{(i-j+1) \text{ through } (i-j+L)\}$
14 that is shifted upwards by "k" bits with respect to the default bit
15 positions as illustrated in Fig. 3, where the integer "j" represents the
16 difference between the calculated average power and the intermediate
17 reference value. Control circuit 4 proceeds to control the amplifier 7 by
18 decrementing its gain by an integral multiple of 6 dB, i.e., 6 dB times the
19 integer "j". Since the j-bit upward-shifted L-bit sequence is 2^j times
20 greater than the L-bit sequence which would be selected from the
21 default bit positions, the complementary decrement of the amplifier
22 gain by a factor 2^j controls the CNR value of the current higher-than-
23 reference signal at the same value which would be obtained when the
24 average power of the input signals is equal to the reference value.

25 If the multiplexed amplitude data whose calculated average

1 power is equal to the intermediate reference value corresponding to the
 2 default bit positions and designated as S_R , the carrier-to-noise ratio of
 3 the transmitter is given by S_R/n , where n is the background noise.

4 When the calculated average power of multiplexed amplitude
 5 data is $1/2$ of the reference level and designated as S_L , the bit shifter 5
 6 selects an L -bit sequence from positions one bit downward-shifted with
 7 respect to the default positions. This one-bit downward shift causes the
 8 input signal of the D/A converter 6 to be scaled up by a factor 2.
 9 Complementary to the operation of bit shifter 5, the output of the D/A
 10 converter 6 is then scaled down by a factor 2 by decrementing the gain
 11 of amplifier 7 by 6 dB. Thus, the following relation holds:

$$12 \quad \{(S_L) \times (2) + n\} \times (1/2) = S_L + n/2$$

13 Thus, the CNR of the signal S_L is equal to $2 \times (S_L)/n$, and hence to S_R/n .

14 When the calculated average power of multiplexed amplitude
 15 data is two times as higher than the reference level and designated as
 16 S_H , the input of the D/A converter 6 is scaled down by a factor 2 by
 17 shifting the L -bit sequence by one bit upward with respect to the default
 18 positions. The output of the D/A converter 6 is scaled up by a factor 2
 19 by incrementing the gain of amplifier 7 by 6 dB. Thus, the following
 20 relation holds:

$$21 \quad \{(S_H) \times (1/2) + n\} \times (2) = S_H + 2n$$

22 Thus, the CNR of the signal S_H is equal to $(S_H)/2n$, and hence to S_R/n .

23 It is seen that transmissions from a CDMA cell-site base station
 24 can be maintained at a substantially constant CNR value regardless of
 25 its transmission power levels. Another feature of the present invention

1 is that since the average power of the multiplexed channel signals is
2 compared with a reference power level in the control circuit 4, abnormal
3 state of the signals can be detected. In such instances, the control circuit
4 4 controls the transmission power so that no interference can occur with
5 other communication systems.

6 Fig. 4 shows a modified embodiment of the present invention in
7 which a down-converter 11 and a detector 12 are connected to the
8 output of power amplifier 9 for detecting the power level of the power
9 amplifier 9. The output of detector 12 is used by the control circuit 8 to
10 detect the difference between the calculated average power of the
11 multiplexed digital amplitude data and the actual power level of the
12 signal transmitted from the antenna 10.

13 Control circuit 8 controls the bit shifter 5 according to the
14 difference between the calculated average power and the reference
15 power level in a manner as described above. Control circuit 8 controls
16 the gain of the amplifier 7 according to the difference between the
17 calculated average power and the reference power level and the
18 difference between the calculated average power and the actual power
19 level of transmission. Thus, the gain of amplifier 7 is varied by an
20 integral multiple of 6 dB according to the difference between the
21 calculated average power and the reference power level in a manner as
22 described above, plus a scale factor " α " which varies with the difference
23 between the calculated average power and the actual transmission
24 power level of the power amplifier 9. This feedback arrangement serves
25 to prevent the power amplifier 9 from varying its transmission power

1 which would otherwise be caused by environmental conditions.

The average power of the multiplexed digital amplitude data can also be obtained by a channel management unit as shown in Fig. 5. Channel management unit 13 provides not only channel assignment and power control functions, but provides detection of the total average power of individual channel signals. Channel management unit 13 also determines spreading codes to be used by spreading circuitry 14 for scrambling the signals of assigned channels. The scrambled signals are supplied to the multiplexer 1 as the transmit spread spectrum signals mentioned above. The total average power of the transmit channel signals is supplied from the channel management unit 13 to the control circuit 4, instead of the signal calculated by the average power calculator 3 of the previous embodiments.

What is claimed is:

- 1 1. A transmitter comprising:
2 average power level calculation circuitry for determining the
3 time-average power of a digital amplitude signal; and
4 conversion circuitry for scaling said digital amplitude signal
5 according to a first scale factor, converting the scaled digital amplitude
6 signal to an analog amplitude signal, and scaling the analog amplitude
7 signal according to a second scale factor; and
8 control circuitry for complementarily varying said first and
9 second scale factors according to said time-average power.
- 1 2. A transmitter as claimed in claim 1, wherein said digital
2 amplitude signal is a multiplexed digital amplitude signal in which a
3 plurality of digital spread spectrum signals are multiplexed.
- 1 3. A transmitter as claimed in claim 1 or 2, wherein said
2 conversion circuitry is configured to:
3 compare the time-average power of said multiplexed digital
4 amplitude signal with a reference power level and determine a
5 differential power value; and
6 determine said first and second scale factors according to said
7 differential power value.
- 1 4. A transmitter as claimed in claim 1, wherein said
2 conversion circuitry comprises:

3 an interpolator for interpolating said digital amplitude signal and
4 producing an output signal containing a greater number of bits than a
5 number of bits contained in said digital amplitude signal;
6 a bit shifter for selecting a predetermined number of bits from a
7 plurality of bit positions of said output signal of the interpolator, said
8 plurality of bit positions being determined by said first scale factor;
9 a digital-to-analog converter for converting the output signal of
10 the interpolator to an analog signal; and
11 a gain-controlled amplifier for amplifying the analog signal from
12 the digital-to-analog converter at a level determined by said second
13 scale factor.

1 5. A transmitter as claimed in claim 1, further comprising:
2 an up-converter for modulating said analog amplitude signal
3 onto a carrier;
4 a power amplifier for amplifying the modulated carrier; and
5 detection circuitry for detecting power variation of said power
6 amplifier,
7 wherein said control circuitry is responsive to the detected power
8 variation for controlling said second scale factor.

1 6. A transmitter as claimed in claim 1, wherein said average
2 power level calculation circuitry is a channel management unit.

1 7. A spread spectrum transmitter comprising:
2 a multiplexer for multiplexing a plurality of spread spectrum

3 channel signals to produce a digital amplitude signal;
4 average power level calculation circuitry for determining the
5 time-average power of the digital amplitude signal; and
6 conversion circuitry for scaling said digital amplitude signal
7 according to a first scale factor, converting the scaled digital amplitude
8 signal to an analog amplitude signal, scaling the analog amplitude
9 signal according to a second scale factor; and
10 control circuitry for complementarily varying said first and
11 second scale factors according to said time-average power.

1 8. A spread spectrum transmitter as claimed in claim 7,
2 wherein said conversion circuitry is configured to:
3 compare the time-average power of said multiplexed digital
4 amplitude signal with a reference power level and determine a
5 differential power value; and
6 determine said first and second scale factors according to said
7 differential power value.

1 9. A spread spectrum transmitter as claimed in claim 7,
2 wherein said conversion circuitry comprises:
3 an interpolator for interpolating said digital amplitude signal and
4 producing an output signal containing a greater number of bits than a
5 number of bits contained in said digital amplitude signal;
6 a bit shifter for selecting a predetermined number of bits from a
7 plurality of bit positions of said output signal of the interpolator, said
8 plurality of bit positions being determined by said first scale factor;

9 a digital-to-analog converter for converting the output signal of
10 the interpolator to an analog signal; and
11 a gain-controlled amplifier for amplifying the analog signal from
12 the digital-to-analog converter at a level determined by said second
13 scale factor.

1 10. A spread spectrum transmitter as claimed in claim 7,
2 further comprising:
3 an up-converter for modulating said analog amplitude signal
4 onto a carrier;
5 a power amplifier for amplifying the modulated carrier; and
6 detection circuitry for detecting power variation of said power
7 amplifier,
8 wherein said control circuitry is responsive to the detected power
9 variation for controlling said second scale factor.

1 11. A transmitter as claimed in claim 7, wherein said average
2 power level calculation circuitry is a channel management unit.

1 12. A communication method comprising the steps of:
2 a) determining the time-average power of a digital amplitude
3 signal;
4 b) scaling said digital amplitude signal according to said time-
5 average power;
6 c) converting the scaled digital amplitude signal to an analog
7 amplitude signal;

- 8 d) scaling the analog amplitude signal according to said time-
9 average power complementarily to the step (b); and
10 e) transmitting the scaled analog amplitude signal.

1 13. A communication method as claimed in claim 12, wherein
2 the step (b) comprises the steps of:

3 interpolating said digital amplitude signal and producing an
4 output signal containing a greater number of bits than a number of bits
5 contained in said digital amplitude signal;

6 selecting a predetermined number of bits from a plurality of bit
7 positions of said output signal according to said time-average power
8 power;

9 converting the scaled digital amplitude signal to an analog
10 amplitude signal; and

11 amplifying the analog amplitude signal according to said time-
12 average power.

1 14. A communication method as claimed in claim 12, further
2 comprising:

3 modulating said analog amplitude signal onto a carrier;

4 amplifying the modulated carrier;

5 detecting power variation of the modulated carrier;

6 controlling amplification gain of said analog amplitude signals
7 according to the detected power variation.

1 15. A communication method comprising the steps of:

- 2 a) determining the time-average power of a digital amplitude
3 signal;
4 b) comparing the determined time-average power with a
5 reference power level and determining a differential power value;
6 c) scaling said digital amplitude signal according to said
7 differential power value;
8 d) converting the scaled digital amplitude signal to an analog
9 amplitude signal;
10 e) scaling the analog amplitude signal according to said
11 differential power value complementarily to the step (c); and
12 f) transmitting the scaled analog amplitude signal.

1 16. A communication method as claimed in claim 15, wherein
2 the step (c) comprises the steps of:

3 interpolating said digital amplitude signal and producing an
4 output signal containing a greater number of bits than a number of bits
5 contained in said digital amplitude signal;

6 selecting a predetermined number of bits from a plurality of bit
7 positions of said output signal according to said differential power
8 value;

9 converting the scaled digital amplitude signal to an analog
10 amplitude signal; and

11 amplifying the analog amplitude signal according to said
12 differential power value.

1 17. A communication method as claimed in claim 15, further

- 2 comprising:
- 3 modulating said analog amplitude signal onto a carrier;
- 4 amplifying the modulated carrier;
- 5 detecting power variation of the modulated carrier; and
- 6 controlling amplification gain of said analog amplitude signals
- 7 according to the detected power variation.

00555570 052100

ABSTRACT OF THE DISCLOSURE

1 In a spread spectrum transmitter, a number of spread spectrum
2 channel signals are multiplexed into a digital amplitude signal by a
3 multiplexer (1) and the time-average power of the digital amplitude
4 signal is determined by an average calculator (3). The digital amplitude
5 signal is interpolated by an interpolator (2), scaled according to a first
6 scale factor by a bit shifter (5) and converted to an analog amplitude
7 signal by a D/A converter (6). The analog amplitude signal is then
8 scaled by according to a second scale factor in a gain controlled
9 amplifier (7). The first and second scale factors are complementarily
10 varied by a control circuit (4) according to the output of the average
11 calculator (3) so that the carrier-to-noise ratio of the transmitter is
12 maintained substantially constant regardless of the varying power level
13 of the multiplexed signals.



FIG. 1**FIG. 2**

FIG. 3






FIG. 4

FIG. 5

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that my residence, post office address and citizenship are as stated below next to my name: that I verily believe I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural names are listed below) of the subject matter claimed and for which a patent is sought in the application entitled:

TRANSMITTER WITH MEANS FOR COMPLEMENTARILY SCALING
THE INPUT AND OUTPUT SIGNALS OF A D/A CONVERTER

which application is:

☒ the attached application
(for original application)

_____ application Serial No. _____
filed _____, and amended on _____
(for declaration not accompanying application)

that I have reviewed and understand the contents of the specification of the above-identified application, including the claims, as amended by any amendment referred to above; that I acknowledge my duty to disclose information of which I am aware which is material to the patentability of this application under 37 C.F.R. 1.56, that I hereby claim foreign priority benefits under Title 35, United States Code §119, §172 or §365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified on said list any foreign application for patent or inventor's certificate on this invention having a filing date before that of the application on which priority is claimed:


Application Number	Country	Filing Date	Priority Claimed (yes or no)
11-154853	Japan	June 2, 1999	Yes

I hereby claim the benefit of Title 35, United States Code §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in a listed prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge my duty to disclose any information material to the patentability of this application under 37 C.F.R. 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application Serial No.	Filing Date	Status (patented, pending, abandoned)

I hereby appoint John H. Mion, Reg. No. 18,879; Donald E. Zinn, Reg. No. 19,046; Thomas J. Macpeak, Reg. No. 19,292; Robert J. Seas, Jr., Reg. No. 21,092; Darryl Mexic, Reg. No. 23,063; Robert V. Sloan, Reg. No. 22,775; Peter D. Olexy, Reg. No. 24,513; J. Frank Osha, Reg. No. 24,625; Waddell A. Biggart, Reg. No. 24,861; Robert G. McMorrow, Reg. No. 19,093; Louis Gubinsky, Reg. No. 24,835; Neil B. Siegel, Reg. No. 25,200; David J. Cushing, Reg. No. 28,703; John R. Inge, Reg. No. 26,916; Joseph J. Ruch, Jr., Reg. No. 26,577; Sheldon I. Landsman, Reg. No. 25,430; Richard C. Turner, Reg. No. 29,710; Howard L. Bernstein, Reg. No. 25,665; Alan J. Kasper, Reg. No. 25,426; Kenneth J. Burchfiel, Reg. No. 31,333; Gordon Kit, Reg. No. 30,764; Susan J. Mack, Reg. No. 30,951; Frank L. Bernstein, Reg. No. 31,484; Mark Boland, Reg. No. 32,197; William H. Mandir, Reg. No. 32,156; Scott M. Daniels, Reg. No. 32,562; Brian W. Hannon, Reg. No. 32,778 and Abraham J. Rosner, Reg. No. 33,276, my attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith, and request that all correspondence about the application be addressed to **SUGHRUE, MION, ZINN, MACPEAK & SEAS**, 2100 Pennsylvania Avenue, N.W., Washington, D.C. 20037-3202.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Date <u>May 25, 2000</u>	First Inventor <u>Tominari</u> First Name _____ Middle Initial _____ Last Name <u>NOMURA</u>
Residence <u>Tokyo, Japan</u>	Signature <u>Tominari Nomura</u> 
Citizenship <u>Japanese</u>	Post Office Address <u>c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan</u>